# Wafer-Scale Integration of Single Layer Graphene Electro-Absorption Modulators in a 300mm CMOS Pilot Line

Chenghan Wu\* Steven Brems Didit Yudistira Daire Cott Alexey Milenin Kevin Vandersmissen Arantxa Maestre Alba Centeno Amaia Zurutuza Joris Van Campenhout Cedric Huyghebaert Dries Van Thourhout Marianna Pantouvaki

C. Wu, Prof. D. Van Thourhout

Photonics Research Group, Department of Information Technology, Ghent University-imec, Technologiepark-Zwijnaarde 15, 9052 Gent, Belgium

C. Wu, Dr. S. Brems, Dr. D. Yudistira, Dr. D. Cott, Dr. A. Milenin, Dr. K. Vandersmissen, Dr. J. Van Campenhout, Dr. C. Huyghebaert, Prof. D. Van Thourhout, Dr. M. Pantouvaki

Imec, Kapeldreef 75, 3001 Leuven, Belgium

Dr. A. Maestre, Dr. A. Centeno, Dr. A. Zurutuza

Graphenea Semiconductor SLU, San Sebastian, Spain

Email Address: chenghan.wu@ugent.be

Keywords: CMOS-compatible, Graphene, photonics, integration, electro-absorption modulator

Graphene-based devices have shown great promise for several applications. For graphene devices to be used in real-world systems, it is necessary to demonstrate competitive device performance, repeatability of results, reliability, and a path to large-scale manufacturing with high yield at low cost. Here, we select single-layer graphene electro-absorption modulators as test vehicle and establish their wafer-scale integration in a 300mm pilot CMOS foundry environment. A hardmask is used to shape graphene, while tungsten-based contacts are fabricated using the damascene approach to enable CMOS-compatible fabrication. By analyzing data from hundreds of devices per wafer, the impact of specific processing steps on the performance could be identified and optimized. After optimization, modulation depth of  $50 \pm 4$  dB/mm is demonstrated on 400 devices measured using 6 V peak-to-peak voltage. The electro-optical bandwidth is up to  $15.1 \pm 1.8$  GHz for  $25\mu$ m-long devices. The results achieved are comparable to lab-based record-setting graphene devices of similar design and CVD graphene quality. By demonstrating the reproducibility of the results across hundreds of devices, this work resolves the bottleneck of graphene wafer-scale integration. Furthermore, CMOS-compatible processing enables co-integration of graphene-based devices with other photonics and electronics building blocks on the same chip, and for high-volume low-cost manufacturing.

# 1 Introduction

Given its exceptional electrical and photonic properties<sup>[1, 2, 3, 4]</sup>, graphene has attracted considerable attention in recent years. Its unique band structure and resulting broadband absorption spectrum, spanning from the ultraviolet to far-infrared<sup>[5]</sup>, make graphene particularly promising for optoelectronic applications, while its large mobility<sup>[6, 7]</sup> can be exploited in high-speed communications<sup>[8]</sup>. However, its atomic layer thickness also limits the interaction strength with light. This constraint can be overcome by integrating graphene with Silicon Photonics: integrating graphene on a sub-micron scale waveguide and leveraging the evanescent field coupling, the interaction between the 2D-material and the light travelling through the waveguide can be enhanced. With this approach, integrated optoelectronic devices exhibiting ultrafast response and outstanding performance have been reported in recent years. [9, 10, 11, 12, 13] Silicon and silicon nitride based photonic integrated circuits are now being considered as a core technology for future optical interconnects, high-performance computing, light detection and ranging (Lidar) and sensing. [14, 15] They can be fabricated at low cost and in large-volume with high-yield utilizing existing infrastructure of the complementary metal-oxide-semiconductor (CMOS) industry. [16, 17] Graphene provides a number of advantages in terms of CMOS compatibility. Firstly, graphene itself is a CMOScompatible material that can be grown by chemical vapor deposition (CVD) using wafer-scale tools<sup>[18, 19]</sup>. Numerous research studies have been conducted on the large-scale growth of high-quality graphene. [20, 21, 22] It has also been shown that graphene can be integrated by transfer onto almost any substrate as long as the surface is sufficiently flat, either in a single step using wafer-size graphene layers<sup>[23, 24]</sup> or in multiple steps using smaller patches to cover the entire wafer<sup>[25]</sup>. This enables the integration of high-quality graphene on a silicon photonics platform in a straightforward manner. Moreover, while early demonstrations typically used doped silicon waveguides for controlling graphene's electronic properties, more re-

cent configurations consist of two graphene layers separated by a dielectric gate oxide that can be implemented on any type of waveguide, such as for example Silicon Nitride waveguides, therefore greatly enhancing its flexibility and eliminating the need for Si ion implantation. Finally, graphene transfer has a low thermal budget and can be performed in both the front- or back-end-of-line (FEOL or BEOL) in a CMOS process flow, which is advantageous for the cointegration with other silicon photonics modules. In earlier work both waveguide integrated graphene modulators<sup>[26, 27, 28]</sup> and photodetectors<sup>[29, 30, 31]</sup> were shown. Most of these demonstrations used small coupons or a non-scalable graphene supply. Recently, some promising results starting from 6" wafers<sup>[25, 32]</sup> and using scalable CVD-grown graphene were reported. Through systematic inline metrology, the quality of graphene was monitored at each stage of the process, at wafer-scale, [25] bringing graphene-based photonics close to an industrial viable platform. However, none of this work was carried out using fully CMOS-compatible integration technology. The primary issues are the lithography process, the graphene encapsulation and the graphene contacts.<sup>[33]</sup> At the moment, electron-beam (ebeam) lithography and lift-off-based contact metallization are mostly used but not compatible with high-volume industrial manufacturing. [33] Standard photolithography utilizing a mask is preferred to enable high throughput and to keep the process cost effective, while typically a damascene process, involving via-etching, metal filling and planarization, is used for realizing contacts in CMOS fabs. To stabilize and protect graphene during further processing, a effective capping layer is another critical step that needs to be established using CMOS infrastructure. Therefore, the development of new and robust modules, adhering to the strict contamination requirements of CMOS fabs, are required for the scalable wafer-level integration of graphene based optoelectronic devices. In this paper, we develop a wafer-scale integration process for realizing graphene-based photonics devices in a 300 mm CMOS pilot line. As a test vehicle we choose an electro-absorption modulator (EAM) consisting of a doped silicon waveguide with a single layer of graphene integrated on top of a gate oxide, resulting in a graphene-oxide-semiconductor configuration. The basic process flow<sup>[34]</sup> is outlined in Figure 1. It consists of defining doped waveguides, including their planarization (Figure 1a), graphene transfer (Figure 1b), graphene encapsulation (Figure 1c), patterning of graphene and defining contacts to the doped silicon (Figure 1d), the graphene contacts (Figure 1e) and a final Copper damascene metal routing layer (Figure 1f). In particular, we study and optimize three critical steps in this overall flow: the planarization step before graphene transfer (study 1), encapsulation of the graphene layer (study 2) and contacting the graphene layer using a damascene process (study 3). Following optimization of these steps, hundreds of devices demonstrate performance comparable to that of lab-based devices with similar design and graphene quality<sup>[35]</sup>. The reproducible and robust integration route developed in this paper lays the groundwork for scaling also other graphene-based photonics devices and promoting their industrial adoption.

# 2 Results and Discussion

#### 2.1 Fab-level integration and optimization

The integration flow started from 300 mm silicon-on-insulator (SOI) wafers with a 220 nm crystalline silicon layer and a 2 µm buried oxide (BOX). Standard 193 nm immersion lithography was used for pattering the silicon waveguides with a nominal width of 500 nm. One side of the waveguide was only partially etched to create a rib structure, allowing for electrical contacting through a 70 nm silicon slab layer. Afterwards, we utilized a standard chemical mechanical polishing (CMP) process, stopping on the SiN hardmask, a process also typically used in CMOS fabrication for shallow trench isolation (STI). Before removing the hardmask, we performed an oxide etch-back with diluted HF in an effort to lower the step height induced by the SiN mask removal. However, this approach typically results in a topography of a few nanometers locally at the edge of the waveguides. As graphene is a monolayer material, it is highly susceptible to its environment, and a few nanometers of step-height can already affect its properties and eventually device uniformity and yield across a 300 mm wafer. Therefore, we examined the impact of an extra CMP step designed to minimize the topography of the wafer prior to wafer-scale graphene transfer. After the hardmask removal, an additional oxide layer was deposited using a PECVD process on




Figure 1: Proposed integration flow. (a) Waveguide patterning, surface planarization, and Si implantation steps, (b) wafer-scale graphene transfer, (c) graphene encapsulation, (d) graphene patterning and damascene contacts to p++ Si (e) graphene damascene contacts (f) final Cu metal lines.

some wafers, followed by an extra CMP step stopping selectively on the Si waveguide. In Figure 2a, step height measurements at the silicon-oxide transition area show median values of 3.06 nm and 0.41 nm for the standard STI process and the process with the extra CMP step, respectively, confirming an improvement of surface flatness. The improved flatness of the wafer surface can also be observed from the cross-sectional transmission electron microscope (XTEM) images shown in Figure 2b and c. These images were taken after the full device fabrication. As indicated by the arrow in Figure 2c, the wafer with the additional CMP module has a more uniform and smooth oxide surface, especially near the waveguide edge. In contrast, the wafer with the conventional CMP module exhibits a discernible step at the side of the waveguide and a greater variation in the gate oxide thickness, which could result in larger strain in the graphene layer and a non-uniform electric field. This will be elaborated further when discussing the results of Raman measurements and the electro-optical performance in the following sections. Next, a 5 nm gate oxide was thermally grown on top of the waveguides. Three implantation steps were carried out, to minimize the contact and sheet resistance of the Si layers, without considerably increasing the optical loss in the waveguides. All implementations were carried out locally, in the modulator region, limiting the potential impact on other photonics devices on the same chip and allowing for their co-integration. Then, a commercial company, Graphenea, grew a 6-inch graphene layer by chemical vapor deposition (CVD) and transferred it to the middle of a 300-mm wafer using a semi-dry technique as shown in Figure 2d. In this process, the graphene layer on its copper catalyst is attached to a polymer substrate, which allows to etch the copper catalyst away using a standard  $FeCl_3$  wet etching method. After the etching, several consecutive ultra-pure DI water and acidic rinses were used to minimize Fe contamination. Graphene interface was then dried with N2 flow. When the graphene layer was dry, a dry lamination method was used to transfer the graphene onto the target wafers. The polymers/Graphene was laminated at a pressure above 1 bar and a temperature of  $150^{\circ}C$  for the transfer. Finally, the remaining protective polymer layer is removed by a wet solvent process.

Given graphene's self-passivated properties<sup>[37, 38, 39]</sup>, it is difficult to directly deposit a dielectric on its surface. Commonly, a seeding layer is used to achieve homogeneous oxide deposition. Here we used a low-temperature surface physisorption based 'soak' method with tri-methylaluminium (TMA) as the precursor to carefully deposit a dielectric seeding layer. The actual  $Al_2O_3$  capping layer was then deposited using a atomic layer deposition (ALD) process. To investigate the impact of the capping layer

Table 1: DOE summary of four wafers reported in this paper

DOE	Wafer A	Wafer B	Wafer C	Wafer D
Surface planarization	Standard STI	Standard STI	Extra CMP	Extra CMP
Encapsulation soaking	Short	Long	Long	Long
Contact metal deposition	No delay	No delay	2 days delay	No delay

uniformity on the performance of the final devices, a second study was defined at this stage, whereby the soaking time was varied. Figure 2e shows a top-down scanning electron microscope (SEM) image after the PEALD deposition when short soaking time was used. This image shows a large number of distinct voids in the  $Al_2O_3$  layer. These voids could potentially lead to unintentional etching of the graphene layer during subsequent processing steps. Figure 2f, where a longer soaking time was applied, exhibits superior  $Al_2O_3$  coverage of graphene, and the number of voids is significantly reduced. Only a few wrinkles generated during graphene growth and transfer remain visible. Overall, by optimizing the coverage of the capping layer, we expect to reduce the impact of later integration steps on the graphene layer achieving better device yield.

After deposition of the  $Al_2O_3$  layer, a  $SiO_2$  layer is deposited, also using a PEALD process, which is then patterned using DUV lithography and dry etching. Following resist strip, the oxide layer is used as a hardmask to pattern the  $Al_2O_3$  and graphene stack. Careful control of these steps is critical to avoid etching into the underlying silicon waveguides and is made possible through the use of high-end tools typical for a CMOS foundry. After graphene patterning, a pre-metal dielectric (PMD) is deposited and planarized by CMP, following a standard CMOS flow.

Finally, the contacts to both the graphene and the doped silicon layers are defined. The latter are fabricated first, by etching contact holes using reactive ion etching (RIE), which are then filled using a CMOS Ti/TiN/W damascene metallization process. A similar damascene process was used for contacting the graphene layer. This is very different from most other work reported in literature, where typically a liftoff process is used to define top-contacts on graphene<sup>[25, 35]</sup>. Although this provides a low-cost and simple method for contact fabrication, it is not compatible with industrial CMOS process flows, where damascene processes are preferred as they offer higher yield and uniformity. As selectively stopping the via etching process directly on top of the graphene layer would be very challenging, we choose to over-etch the oxide layer and create edge contacts. Recent reports indicate that such an edge contact could offer lower contact resistance [40, 41]. The contact holes of 250nm diameter were patterned using DUV lithography and transferred in the PMD oxide by dry etching, selectively stopping on the  $Al_2O_3$  capping layer. This step was then followed by resist stripping, and etching of the  $Al_2O_3$  and graphene layers, stopping in the underlying  $SiO_2$  layer. Etching of graphene creates fresh dangling bonds, which can form strong covalent bonding with the metal<sup>[42, 43]</sup> that is subsequently deposited. However, with increasing time elapse between the etching and metal deposition steps, these dangling bonds could bind with atmospheric water and oxygen and be passivated, hindering the formation of good contacts and increasing the resistance. The latter is detrimental for the high-speed response of the devices, as they are RC-limited. To study this effect in more detail, we kept this time-delay as short as possible for all wafers, except for one, for which we introduced an intentional gap of two days between the two steps, as illustrated in Figure 2g. Finally, the integration flow was completed with a conventional Cu-oxide metal-1 module. The final cross-section of the device is shown in Figure 2h. In this TEM image, the graphene layer is located below the  $Al_2O_3$  capping layer. Notably, despite the fact that 6-inch graphene currently limits the number of available devices, the CMOS-compatible modules developed in this paper provide a 300 mm platform to scale up graphene-based photonics devices. Table 1 summarizes the complete design of experiment (DoE) defined to study the effect of planarization, soaking time and contact module optimization. The results from four wafers with this DoE, labelled wafers A, B, C, D, will be discussed in the following sections.




Figure 2: (a) Comparison of the step height remaining after surface planarization. Within 170 measured devices, the mean and standard deviation values of the step height are  $4.3 \pm 4.1$  and  $0.5 \pm 0.3$  nm for the standard CMP process and the process with the extra CMP step, respectively. Cross-TEM images taken at the waveguide edge for wafer with (b) standard CMP and (c) extra-CMP module. The standard planarization process results in a considerably higher remaining step and non-uniform gate oxide thickness. (d) Top-down image of 300 mm wafer with 6-inch graphene transferred at the center. Impact of soaking time. Representative top-down SEM image of wafer with (e) short and (f) long soaking time. Red arrows indicate the voids on top of the surface. The wrinkles in the graphene layer also visible in the pictures are induced during graphene growth and transfer. (g) Cross-section device scheme and description of the study on graphene contact. (h) Cross-section TEM of final device.




Figure 3: (a) Representative Raman Spectra for Wafers B and D after the full integration process. (b) Position and (c) FWHM of 2D peak as a function of the position of G peak. The black and red lines in Figure 3b are the theoretical trajectories indicating the effect of doping and biaxial strain, respectively. The back dot represents un-strained and un-doped graphene.

#### 2.2 Raman characterization

Before any electric-optical measurement, the graphene quality was checked by Raman Spectroscopy. Figure 3 summarizes the most relevant results, focusing on the effect of the extra planarization step by comparing wafer B (standard CMP) and wafer D (extra CMP). The measurements were carried out after completion of the full process flow, through the dielectric stacks of the metal-1 and PMD modules. From Figure 3a, the defect peak (D) is negligible for both wafers, confirming the proposed integration process does not result in significant degradation of the graphene quality. After fitting the G and 2D peaks of spectra taken at different locations within the wafer with a single Lorentzian, their relative position is mapped in Figure 3b. The black and red lines with slope of  $2.745^{[44]}$ , and  $0.722^{[45]}$ , represent the effect of biaxial strain and doping respectively. The results indicate that the doping level of graphene varies from 6 to  $10 \times 10^{12}$  cm<sup>-2</sup> after the integration process. Wafer B suffers from more tensile strain effects (up to 0.14%) compared to Wafer D (up to 0.07%). Both wafers exhibit a similar amount of compressive strain, which could be explained by the deposition of the  $Al_2O_3$  capping layer<sup>[46, 47]</sup>. Figure 3c shows the full width at half-maximum (FWHM) of the 2D peak, with median values of 40 and 35 cm<sup>-2</sup> for Wafers B and D, respectively. These results verify that the smoother surface provided by introducing the extra CMP step is reducing strain effects and better preserves the quality of the graphene layer.<sup>[48]</sup>

## 2.3 EO Static performance of inline EAMs

The EAMs are designed for operation in the C-band with transverse electric (TE) polarization and coupled to an external laser source via grating couplers. In order to highlight the broadband nature of graphene, the wavelength was swept from 1530 nm to 1580 nm, for devices with four distinct device lengths. This wavelength range is restricted by the response of the grating couplers. The inset of Figure 4a depicts a representative transmission spectrum for all device lengths considered. By comparing with a neighboring straight waveguide without modulator, the loss from the grating coupler can be excluded and the wavelength dependent insertion loss (IL) can be determined. Figure 4a summarizes the IL for the unbiased devices measured across 17 dies of wafer D. The solid line represents the median value, while the band reflects the  $25^{th}$  to  $75^{th}$  percentiles for each active length. Next, we defined the normalized IL by comparing the peak transmission values of each curve and dividing by device length to capture the wafer-to-wafer variation in performance. Figure 4b shows a histogram of the normalized insertion loss for all 4 wafers. The mean values for wafers A, B, C, and D are  $89 \pm 7$ ,  $85 \pm 12$ ,  $87 \pm 7$ , and  $87 \pm 8$  dB/mm, respectively. The comparable distribution in all four wafers suggests that graphene is transferred and patterned uniformly in each wafer, despite local variations in CVD graphene quality. Table 2 provides a summary of the loss measurement data.

To evaluate the electro-optical (EO) response, a DC bias is then supplied to the devices. Figure 4c shows

a typical transmission response curve, measured at 1550 nm wavelength and normalized with respect to a straight waveguide. The red line represents the median value obtained from four hundred 75 µm-long devices measured on wafer D, whereas the black lines are simulation results generated by a commercial solver ( $Lumerical^{TM}$ ) using three different graphene scattering rates. In the simulation, we set the doping level of the silicon waveguide and graphene layer at 1.5e18  $cm^{-3}$  and 1e13  $cm^{-2}$ , respectively. We noticed that the curves generated by the simulation need a 1 dB downward shift in transmission and a -1.5 V shift in voltage to match well with the experimental results. The voltage adjustment can be explained by fixed charges inside the gate oxide, while the additional loss could originate from residues remaining after graphene transfer. The minimum transmission occurs at a negative voltage, indicating p-type doping of graphene.

Figure 4d shows the wavelength dependent extinction ratio (ER), for a 6V peak-to-peak drive voltage. The solid line and shaded range indicate the median and 5-95 percentile for each of Wafer D's four different active lengths. We clearly observe that the EO response is consistently broadband and that the ER scales uniformly with device length, resulting in median values of 1.3, 2.5, 3.8, and 5.0 dB for 25, 50, 75, and 100 um-long devices, respectively, at 1550 nm wavelength. To compare the DC performance between wafers, the modulation depth (MD), defined as the ER normalized by the active length, is calculated. The difference in performance and uniformity between the wafers is visualized by the cumulative distribution function (CDF) shown in Figure 4e. The mean and standard deviation values of the MD are  $32 \pm 13$ ,  $39 \pm 4$ ,  $49 \pm 2$ , and  $50 \pm 4$  dB/mm for Wafers A, B, C, and D, respectively. The CDF curves in Figure 4e lead to three conclusions. (1) Despite the fact that the maximum MD of Wafer A and Wafer B are comparable, Wafer B has substantially lower variability. We ascribe this enhancement to the improved coverage of the capping layer, which minimizes the impact of following graphene integration processes. Here, a functioning device is defined as one whose MD is greater than fifty percent of the maximum MD demonstrated on the same wafer. Overall, a longer soaking time and the resulting more uniform capping layer increased device yield by more than 20 percent and decreased the withinwafer standard deviation of MD. (2) Comparing wafer B (standard CMP) and wafers C and D (extra CMP) shows that the improved planarization boosts the modulation depth by 25%. As indicated previously when discussing the Raman results, the smoother surface of wafers C and D reduces strain effects and better preserves graphene material quality, resulting in a larger ER within the same voltage range. In addition, the homogenous gate oxide can provide a constant electric field and uniform tuning of the graphene Fermi level resulting in a steeper modulation response. (3) Finally, comparing wafers C and D, we can conclude that the DC performance is unaffected by the time delay introduced in the contact module, since both wafers exhibit a nearly identical CDF. Figure 4f depicts a wafer mapping of the modulation depth MD, with black dashed circles indicating the area where graphene was transferred. We measured devices on dies within a circular area with 75mm radius from the center of the wafer. Both wafers C and D exhibit excellent uniformity across 17 dies and 400 tested devices. On average, a modulation depth MD = 50 dB/mm is recorded, which is comparable to lab-based champion devices employing similar CVD graphene<sup>[35]</sup>. Wafers A and B on the other hand clearly exhibit less good uniformity and performance, which we attribute to the lower quality of graphene capping and planarization as discussed before. Table 2 summarizes the results for extinction ratio and modulation response for all 4 wafers.

#### 2.4 EO Dynamic performance of inline EAMs

We performed S-parameter measurements to assess the frequency response of the devices. An RF small-signal ranging from 100 MHz to 30 GHz was applied to the graphene modulators. A DC bias of 1 V is selected to ensure modulation at the slope of the transmission curve. Figure 5a shows a representative result for a 25-µm long device of wafers B, C and D. The 3dB-bandwidth for the wafer C device is 3.8 GHz, evidently much lower than for the other two devices (15.3 and 16.1 GHz for wafer B and D respectively). Figure 5b shows the statistics for all devices measured. These reveal that wafer C, for which a delay was introduced between the contact etch and metallization process, has consistently a lower EO bandwidth than the other two wafers, for all four device lengths. It suggests that the time-delay during




Figure 4: (a) Insertion loss of unbiased devices as a function of wavelength for 25, 50, 75, and 100µm-long devices in Wafer D. The solid lines indicate the median value while the shaded areas show the 25-75 percentile. The inset shows representative transmission spectra of unbiased devices with different length. (b) Histogram of normalized insertion loss in an unbiased condition for all four wafers.(c) Normalized transmission of 75 µm-long devices of wafer D as a function of applied bias. Red solid line shows the median value of experimental results for 400 devices, black dashed lines represent simulation results for 3 different scattering rates. (d) Extinction ratio as a function of wavelength for 25, 50, 75, and 100µm-long devices (Wafer D). The solid lines represent the median value while the shaded areas show the 5-95 percentile of the results. (e) Cumulative distribution function and (f) wafer mapping of modulation depth at 1550nm wavelength for all four wafers.

Table 2: Summary of the static performance for all four wafers with four different active lengths. The unit of IL(ER) and normalized IL (modulation depth) are dB and dB/mm respectively. IL is measured and calculated under an unbiased condition.

Wafer	IL- $25\mu m$	IL- $50\mu m$	IL-75 $\mu m$	IL- $100\mu m$	Normalized IL	Observed devices
A	$2.2 \pm 0.2$	$4.4 \pm 0.3$	$6.6 \pm 0.3$	$8.8 \pm 0.2$	$89 \pm 7$	144
В	$2.4 \pm 1.1$	$4.2 \pm 0.5$	$6.3 \pm 1.4$	$8.1 \pm 0.5$	$85 \pm 12$	155
$\mathbf{C}$	$2.0 \pm 0.7$	$4.1 \pm 0.5$	$6.3 \pm 0.5$	$8.5 \pm 0.5$	$87 \pm 7$	408
D	$2.1 \pm 0.4$	$4.4 \pm 0.7$	$6.8 \pm 1.5$	$8.8 \pm 1.7$	$87 \pm 8$	400
Wafer	ER- $25\mu m$	ER- $50\mu m$	ER- $75\mu m$	ER- $100\mu m$	MD	Observed devices
A	$0.9 \pm 0.3$	$1.6 \pm 0.7$	$2.0 \pm 1.1$	$2.9 \pm 1.6$	$31 \pm 14$	100
В	$1.0 \pm 0.2$	$2.0 \pm 0.2$	$3.1 \pm 0.3$	$4.1 \pm 0.4$	$41 \pm 5$	155
$\mathbf{C}$	$1.2 \pm 0.1$	$2.5 \pm 0.1$	$3.7 \pm 0.2$	$4.9 \pm 0.1$	$49 \pm 2$	408
D	$1.2 \pm 0.2$	$2.5 \pm 0.1$	$3.7 \pm 0.3$	$5.0 \pm 0.2$	$50 \pm 4$	400

fabrication hinders good bonding between metal and graphene resulting in a higher contact resistance. This will be discussed further in the next section. For wafer D, median values of 15.3, 14.3, 12.4, and 11.3 GHz are measured for 25, 50, 75, and 100-um long devices respectively, comparable with lab-based hero devices with similar design and graphene quality. To understand this length dependence better and get more insight on these devices, we further analyzed the S11 response for wafer B and C devices. Since the dynamic response of our graphene modulator is primarily limited by the electrical RC constant<sup>[35]</sup>, we continue our analysis by fitting the S11 response to the equivalent circuit model shown in the inset of Figure 5c. The graphene-oxide-silicon (GOS) structure can be considered as a lumped device with a capacitance  $C_{qos}$ . The total resistance  $R_{qos}$  of the device includes both contact and sheet resistance of silicon and graphene.  $R_{si}$ ,  $C_{ox}$ , and  $C_m$  are parasitic components, representing resistance of the substrate, capacitance of the buried oxide layer and capacitance of the metal pad, respectively. Figure 5c shows the S11 response for a 25-um long device of wafer D, along with the result of the fitting process. From these, the total resistance  $R_{qos}$ , and capacitance  $C_{gos}$  can be determined. Figure 5d summarizes the extracted device capacitance for Wafer D, which served as the basis for this analysis. As anticipated,  $C_{gos}$  scales linearly with device length, resulting in wafer median values of 27, 62, 104, and 140 fF for devices that are 25, 50, 75, and 100 µm long, respectively. When evaluating Wafer C, the range of the capacitance was given to match the results obtained from Wafer D. This allowed to have reasonable value and prevent unrealistic outcomes. Figure 5e shows a wafer median value for the resistance  $R_{GOS}$  of 711, 271, 146  $\Omega$  for Wafer C and 263, 84, 47  $\Omega$  for Wafer D, for 25, 50, 75-µm long devices, respectively. The smaller resistance in Wafer D confirms that the limited time between oxide etch and metal deposition better preserves the graphene contact quality, resulting in larger EO bandwidth. Lastly, we recalculated the electrical bandwidth of the devices based on the fitting results. Wafer D's intrinsic RC bandwidth, considering only  $R_{qos}$  and  $C_{qos}$ , attains wafer median values of 22, 31, 32, and 30 GHz, respectively, for devices measuring 25, 50, 75, and 100  $\mu$ m in length. However, when the 50  $\Omega$  load resistance from the vector network analyzer (VNA) is considered, the calculated values (BW) are reduced to 19, 19, 16 and 13 GHz. These values are close to the final calculation, which takes into account all other parasitic components ( $C_{ox}$  and  $R_{si}$ ). Figure 5f summarizes the calculation for the 75-µm long device, showing the intrinsic 3dB-bandwidth  $(1/2\pi~R_{gos}C_{gos})$  extracted from S11-measurements, the effect of the 50 Ohm load resistance, the effect of the parasitics and finally the measured electro-optical  $3 \mathrm{dB}$  bandwidth. Table 3provides information for the other lengths. In general, the final electrical BW derived from S11 data is close to our experimentally measured EO BW, demonstrating the accuracy of our equivalent circuit model. Following the discussion above, the EO bandwidth of our SLG EAM devices is mainly limited by the RC constant. Reducing the capacitance and resistance of the devices is key towards realizing a highspeed EAM. In recent work, large-area single-crystal graphene with  $7.3 \times 10^3 \ cm^{-2} V^{-1} s^{-1}$  mobility<sup>[22]</sup> and extraordinarily low contact resistance (23  $\Omega$  at room temperature) using a Ti-graphene edge contact configuration<sup>[40]</sup> has been demonstrated, which would allow for devices with lower sheet and contact resistance in the future. Capacitance reduction, on the other hand, is not as straightforward. Reducing the capacitor surface or increasing the equivalent oxide thickness (EOT) of the gate oxide will both result in a lower capacitance but lead to a trade-off between bandwidth, modulation efficiency and drive voltage. Modulation efficiency and speed should be balanced for modulators driven at CMOS-compatible voltages (below 2 V for conventional CMOS circuitry). A possible solution to this conundrum is to enhance the mode interaction with graphene. By improving the interaction of light with graphene using TM polarization<sup>[26, 28]</sup> or by constructing a double-layer structure<sup>[9, 11, 13, 27]</sup>, graphene-based modulators can modulate light effectively even for shorter devices. The first solution can be easily implemented using the proposed integration approach by designing and patterning a waveguide with the appropriate dimensions to support TM polarization, whereas the second solution is anticipated to require more effort. In a double-layer structure, a high-quality oxide with uniform thickness is required on top of the first layer of graphene, before transferring the second layer. In addition, the graphene patterning process must be optimised, such that the first layer of graphene is not etched during patterning of the second layer. Our high-yield wafer scale integration method is ideal for methodically investigating these challenges and achieving those potential device architectures.




Figure 5: (a) Representative S21 response and (b) box plots of extracted EO bandwidth for wafers B, C and D at DC bias of 1V. Inserted table gives the median value for each device length and each wafer.(c) Representative S11 response and fitting results. The inset shows the equivalent circuit model of our structure, where  $R_{Si}$ ,  $C_{ox}$ ,  $R_{gos}$ ,  $C_{gos}$  and  $C_{m}$  represent silicon resistance, oxide capacitance, GOS resistance, GOS capacitance and metal capacitance, respectively. (d) Box plots of extracted GOS capacitance  $C_{gos}$  for wafer D. (e) Box plot of extracted GOS resistance  $R_{gos}$  for 25, 50, and 75-µm long devices in Wafer C and D.  $R^{2}$  values for the fit were larger than 0.9 and 0.98, respectively. The table in the inset shows the median values. (f) Bandwidth estimated from the fitting results, and bandwidth measured from S21 for Wafer D. The equations used to calculate these values are shown inside the figure.

Table 3: Summary of the outcomes from S-parameter for Wafer D with four different active lengths.

S-parameter outcomes	Unit	$25\mu m$	$50\mu m$	$75\mu m$	$100\mu m$
Measured EO BW	GHz	$15.1 \pm 1.8$	$14.1 \pm 1.4$	$12.6 \pm 0.9$	$11.2 \pm 0.7$
Fitting result: $C_{gos}$	${ m fF}$	$26.7 \pm 1.5$	$62.1 \pm 3.7$	$102.8 \pm 4.7$	$139.2 \pm 7.9$
Fitting result: $R_{gos}$	$\Omega$	$280 \pm 61$	$86 \pm 18$	$49 \pm 6$	$38 \pm 4$
Intrinsic BW	GHz	$22.0 \pm 3.1$	$30.6 \pm 4.0$	$32.2 \pm 0.4$	$30.5 \pm 2.6$
Intrinsic + Driver	GHz	$18.5 \pm 2.2$	$19.0 \pm 1.3$	$15.8 \pm 0.3$	$13.1 \pm 0.8$
Final estimated BW	GHz	$16.8 \pm 2.0$	$17.2 \pm 1.2$	$14.5 \pm 0.4$	$12.2 \pm 0.7$
Observed devices		29	29	32	28

# 3 Conclusions

To summarize, we have demonstrated the integration of single layer graphene electro absorption modulators in a CMOS fabrication environment. Damascene contact and hardmask lithography were used to build the wafer-scale devices in accordance with industry standards. Three critical processing steps are also studied in this work to determine their effect on device performance. We discovered that the surface flatness has a significant impact on the graphene quality and electric field homogeneity, both of which affect the modulation depth of the final device. Following that, the uniform capping layer reduces the impact of later integration steps on the graphene layer, resulting in increased device yield. Finally the time delay involved in constructing the damascene contacts affects the contact resistance and the 3dB bandwidth of the EAMs. After optimizing these three critical processing steps and implementing a CMOS-compatible dedicated integration approach, the device yield exceeds 95% with loss, extinction ratio, and 3dB bandwidth values comparable to CVD graphene devices previously demonstrated in the lab<sup>[35]</sup>. We anticipate that the knowledge presented in this study can be extended and applied to a sophisticated building block library of graphene-based optoelectronic devices, that includes modulators, photodetectors, and sensors. This work will underpin the industrial adoption of graphene-based photonics devices, paving the way for the next-generation datacom and telecommunications applications.

### Acknowledgements

We acknowledge funding from EU Horizon 2020 research and innovation program under grant agreement no. 881603 (Graphene flagship Core3) and from imec's industry affiliation R&D program on Optical I/O. We thank H.C. Tsai and S. Sergeant for their assistance in Raman measurements.

# Data availability

The data that support the findings of this study are available from the corresponding author upon reasonable request.

# References

- [1] A. C. Neto, F. Guinea, N. M. Peres, K. S. Novoselov, A. K. Geim, Reviews of modern physics 2009, 81, 1 109.
- [2] K. F. Mak, M. Y. Sfeir, Y. Wu, C. H. Lui, J. A. Misewich, T. F. Heinz, *Physical review letters* **2008**, *101*, 19 196405.
- [3] F. Xia, H. Yan, P. Avouris, *Proceedings of the IEEE* **2013**, 101, 7 1717.
- [4] F. Bonaccorso, Z. Sun, T. Hasan, A. Ferrari, Nature photonics 2010, 4, 9 611.
- [5] R. R. Nair, P. Blake, A. N. Grigorenko, K. S. Novoselov, T. J. Booth, T. Stauber, N. M. Peres, A. K. Geim, *science* 2008, 320, 5881 1308.
- [6] L. Banszerus, M. Schmitz, S. Engels, J. Dauber, M. Oellers, F. Haupt, K. Watanabe, T. Taniguchi, B. Beschoten, C. Stampfer, Science advances 2015, 1, 6 e1500222.
- [7] P. Zomer, S. Dash, N. Tombros, B. Van Wees, Applied Physics Letters 2011, 99, 23 232104.
- [8] M. Romagnoli, V. Sorianello, M. Midrio, F. H. Koppens, C. Huyghebaert, D. Neumaier, P. Galli, W. Templ, A. D'Errico, A. C. Ferrari, *Nature Reviews Materials* 2018, 3, 10 392.
- [9] H. Agarwal, B. Terrés, L. Orsini, A. Montanaro, V. Sorianello, M. Pantouvaki, K. Watanabe, T. Taniguchi, D. V. Thourhout, M. Romagnoli, et al., *Nature communications* **2021**, *12*, 1 1.
- [10] S. Goossens, G. Navickaite, C. Monasterio, S. Gupta, J. J. Piqueras, R. Pérez, G. Burwell, I. Nikitskiy, T. Lasanta, T. Galán, et al., *Nature Photonics* 2017, 11, 6 366.
- [11] C. T. Phare, Y.-H. Daniel Lee, J. Cardenas, M. Lipson, Nature Photonics 2015, 9, 8 511.

[12] S. Schuler, J. E. Muench, A. Ruocco, O. Balci, D. v. Thourhout, V. Sorianello, M. Romagnoli, K. Watanabe, T. Taniguchi, I. Goykhman, et al., *Nature Communications* **2021**, *12*, 1 1.


- [13] M. A. Giambra, V. Sorianello, V. Miseikis, S. Marconi, A. Montanaro, P. Galli, S. Pezzini, C. Coletti, M. Romagnoli, *Optics Express* **2019**, *27*, 15 20145.
- [14] G. T. Reed, G. Mashanovich, F. Y. Gardes, D. Thomson, Nature photonics 2010, 4, 8 518.
- [15] D. Thomson, A. Zilkie, J. E. Bowers, T. Komljenovic, G. T. Reed, L. Vivien, D. Marris-Morini, E. Cassan, L. Virot, J.-M. Fédéli, et al., *Journal of Optics* **2016**, *18*, 7 073003.
- [16] A. Rahim, T. Spuesens, R. Baets, W. Bogaerts, Proceedings of the IEEE 2018, 106, 12 2313.
- [17] P. P. Absil, P. De Heyn, H. Chen, P. Verheyen, G. Lepage, M. Pantouvaki, J. De Coster, A. Khanna, Y. Drissi, D. Van Thourhout, et al., In Silicon Photonics X, volume 9367. SPIE, 2015 166–171.
- [18] K. Verguts, B. Vermeulen, N. Vrancken, K. Schouteden, C. Van Haesendonck, C. Huyghebaert, M. Heyns, S. De Gendt, S. Brems, The Journal of Physical Chemistry C 2016, 120, 1 297.
- [19] M. E. Ramon, A. Gupta, C. Corbet, D. A. Ferrer, H. C. Movva, G. Carpenter, L. Colombo, G. Bourianoff, M. Doczy, D. Akinwande, et al., ACS nano 2011, 5, 9 7198.
- [20] K. Verguts, Y. Defossez, A. Leonhardt, J. De Messemaeker, K. Schouteden, C. Van Haesendonck, C. Huyghebaert, S. De Gendt, S. Brems, ECS Journal of Solid State Science and Technology 2018, 7, 12 M195.
- [21] H. Zhou, W. J. Yu, L. Liu, R. Cheng, Y. Chen, X. Huang, Y. Liu, Y. Wang, Y. Huang, X. Duan, Nature communications 2013, 4, 1 1.
- [22] M. Wang, M. Huang, D. Luo, Y. Li, M. Choe, W. K. Seong, M. Kim, S. Jin, M. Wang, S. Chatter-jee, et al., Nature 2021, 596, 7873 519.
- [23] F. Qing, Y. Zhang, Y. Niu, R. Stehle, Y. Chen, X. Li, Nanoscale 2020, 12, 20 10890.
- [24] Y. Lee, S. Bae, H. Jang, S. Jang, S.-E. Zhu, S. H. Sim, Y. I. Song, B. H. Hong, J.-H. Ahn, Nano letters 2010, 10, 2 490.
- [25] M. A. Giambra, V. Miseikis, S. Pezzini, S. Marconi, A. Montanaro, F. Fabbri, V. Sorianello, A. C. Ferrari, C. Coletti, M. Romagnoli, ACS nano 2021, 15, 2 3171.
- [26] M. Liu, X. Yin, E. Ulin-Avila, B. Geng, T. Zentgraf, L. Ju, F. Wang, X. Zhang, Nature 2011, 474, 7349 64.
- [27] M. Liu, X. Yin, X. Zhang, Nano letters 2012, 12, 3 1482.
- [28] Y. Hu, M. Pantouvaki, J. Van Campenhout, S. Brems, I. Asselberghs, C. Huyghebaert, P. Absil, D. Van Thourhout, Laser & Photonics Reviews 2016, 10, 2 307.
- [29] A. Pospischil, M. Humer, M. M. Furchi, D. Bachmann, R. Guider, T. Fromherz, T. Mueller, *Nature Photonics* **2013**, *7*, 11 892.
- [30] X. Gan, R.-J. Shiue, Y. Gao, I. Meric, T. F. Heinz, K. Shepard, J. Hone, S. Assefa, D. Englund, Nature Photonics 2013, 7, 11 883.
- [31] X. Wang, Z. Cheng, K. Xu, H. K. Tsang, J.-B. Xu, Nature Photonics 2013, 7, 11 888.
- [32] D. Schall, C. Porschatis, M. Otto, D. Neumaier, Journal of Physics D: Applied Physics 2017, 50, 12 124004.
- [33] V. Mišeikis, C. Coletti, Applied Physics Letters 2021, 119, 5 050501.

[34] C. H. Wu, S. Brems, D. Yudistira, D. Cott, A. Milenin, K. Vandersmissen, A. Maestre, A. Centeno, J. Van Campenhout, C. Huyghebaert, et al., In 2021 Symposium on VLSI Circuits. IEEE, 2021 1–2.

- [35] C. Alessandri, I. Asselberghs, S. Brems, C. Huyghebaert, J. Van Campenhout, D. Van Thourhout, M. Pantouvaki, Japanese Journal of Applied Physics 2020, 59, 5 052008.
- [36] K. Seshan, Handbook of thin film deposition, William Andrew, 2012.
- [37] X. Wang, S. M. Tabakman, H. Dai, Journal of the American Chemical Society 2008, 130, 26 8152.
- [38] K. Kim, H.-B.-R. Lee, R. W. Johnson, J. T. Tanskanen, N. Liu, M.-G. Kim, C. Pang, C. Ahn, S. F. Bent, Z. Bao, *Nature communications* **2014**, *5*, 11.
- [39] B. Karasulu, R. H. Vervuurt, W. M. Kessels, A. A. Bol, Nanoscale 2016, 8, 47 19829.
- [40] H.-Y. Park, W.-S. Jung, D.-H. Kang, J. Jeon, G. Yoo, Y. Park, J. Lee, Y. H. Jang, J. Lee, S. Park, et al., *Advanced Materials* **2016**, *28*, 5 864.
- [41] S. Lee, H. Choi, I. Moon, H. Shin, K. Watanabe, T. Taniguchi, W. J. Yoo, Advanced Electronic Materials 2022, 8, 5 2101169.
- [42] J. A. Robinson, M. LaBella III, K. A. Trumbull, X. Weng, R. Cavelero, T. Daniels, Z. Hughes, M. Hollander, M. Fanton, D. Snyder, Acs Nano 2010, 4, 5 2667.
- [43] A. Meersha, H. B. Variar, K. Bhardwaj, A. Mishra, S. Raghavan, N. Bhat, M. Shrivastava, In 2016 IEEE International Electron Devices Meeting (IEDM). IEEE, 2016 5–3.
- [44] A. Das, S. Pisana, B. Chakraborty, S. Piscanec, S. K. Saha, U. V. Waghmare, K. S. Novoselov, H. R. Krishnamurthy, A. K. Geim, A. C. Ferrari, A. K. Sood, *Nature Nanotechnology* 2008, 3, 4 210.
- [45] J. E. Lee, G. Ahn, J. Shim, Y. S. Lee, S. Ryu, Nature Communications 2012, 3, 1.
- [46] J. A. Robinson, M. LaBella, M. Zhu, M. Hollander, R. Kasarda, Z. Hughes, K. Trumbull, R. Cavalero, D. Snyder, *Applied Physics Letters* **2011**, *98*, 5 053103.
- [47] L. Zheng, X. Cheng, D. Cao, Z. Wang, C. Xia, Y. Yu, D. Shen, Applied Physics Letters 2014, 104, 2 023112.
- [48] J. A. Robinson, M. Wetherington, J. L. Tedesco, P. M. Campbell, X. Weng, J. Stitt, M. A. Fanton, E. Frantz, D. Snyder, B. L. VanMil, G. G. Jernigan, R. L. Myers-Ward, C. R. Eddy, D. K. Gaskill, Nano Letters 2009, 9, 8 2873.

REFERENCES WILEY-VCH

#### **Table of Contents**



This study describes the development of a CMOS-compatible integration for graphene-based photonics devices. The optimization of three critical processing steps has been explored. The results achieved are comparable to state-of-art devices. The reproducible and robust integration route developed in this paper lays the groundwork for scaling other graphene-based devices and promoting their industrial adoption.