

## III/V nano ridge structures for optical applications on patterned 300 mm silicon substrate

B. Kunert, W. Guo, Y. Mols, B. Tian, Z. Wang, Y. Shi, D. Van Thourhout, M. Pantouvaki, J. Van Campenhout, R. Langer, and K. Barla

Citation: *Applied Physics Letters* **109**, 091101 (2016); doi: 10.1063/1.4961936

View online: <http://dx.doi.org/10.1063/1.4961936>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/109/9?ver=pdfcov>

Published by the AIP Publishing

---

### Articles you may be interested in

[Indium segregation during III–V quantum wire and quantum dot formation on patterned substrates](#)

*J. Appl. Phys.* **117**, 164313 (2015); 10.1063/1.4919362

[The role of vicinal silicon surfaces in the formation of epitaxial twins during the growth of III-V thin films](#)

*J. Appl. Phys.* **110**, 124316 (2011); 10.1063/1.3671022

[InGaAs quantum wells on wafer-bonded In P/Ga As substrates](#)

*J. Appl. Phys.* **98**, 093526 (2005); 10.1063/1.2130889

[Low temperature growth of InGaAs layers on misoriented GaAs substrates by metalorganic vapor phase epitaxy](#)

*Appl. Phys. Lett.* **80**, 2054 (2002); 10.1063/1.1463210

[InGaAs quantum wires and wells on V-grooved InP substrates](#)

*J. Appl. Phys.* **86**, 5207 (1999); 10.1063/1.371502

---

The advertisement features a blue background with a molecular structure graphic. On the left is a thumbnail of the journal cover for 'Applied Physics Reviews'. The main text reads 'NEW Special Topic Sections' in large white letters. Below this, it says 'NOW ONLINE' in yellow, followed by 'Lithium Niobate Properties and Applications: Reviews of Emerging Trends' in white. The AIP Applied Physics Reviews logo is in the bottom right corner.

**NEW Special Topic Sections**

**NOW ONLINE**  
Lithium Niobate Properties and Applications:  
Reviews of Emerging Trends

**AIP** Applied Physics Reviews

## III/V nano ridge structures for optical applications on patterned 300 mm silicon substrate

B. Kunert,<sup>1</sup> W. Guo,<sup>1</sup> Y. Mols,<sup>1</sup> B. Tian,<sup>2</sup> Z. Wang,<sup>2</sup> Y. Shi,<sup>2</sup> D. Van Thourhout,<sup>2</sup> M. Pantouvaki,<sup>1</sup> J. Van Campenhout,<sup>1</sup> R. Langer,<sup>1</sup> and K. Barla<sup>1</sup>

<sup>1</sup>*imec, Kapeldreef 75, 3001 Heverlee, Belgium*

<sup>2</sup>*Photonics Research Group, Ghent University, Technologiepark-Zwijnaarde 15, 9052 Gent, Belgium*

(Received 9 May 2016; accepted 18 August 2016; published online 29 August 2016)

We report on an integration approach of III/V nano ridges on patterned silicon (Si) wafers by metal organic vapor phase epitaxy (MOVPE). Trenches of different widths ( $\leq 500$  nm) were processed in a silicon oxide (SiO<sub>2</sub>) layer on top of a 300 mm (001) Si substrate. The MOVPE growth conditions were chosen in a way to guarantee an efficient defect trapping within narrow trenches and to form a box shaped ridge with increased III/V volume when growing out of the trench. Compressively strained InGaAs/GaAs multi-quantum wells with 19% indium were deposited on top of the fully relaxed GaAs ridges as an active material for optical applications. Transmission electron microscopy investigation shows that very flat quantum well (QW) interfaces were realized. A clear defect trapping inside the trenches is observed whereas the ridge material is free of threading dislocations with only a very low density of planar defects. Pronounced QW photoluminescence (PL) is detected from different ridge sizes at room temperature. The potential of these III/V nano ridges for laser integration on Si substrates is emphasized by the achieved ridge volume which could enable wave guidance and by the high crystal quality in line with the distinct PL. *Published by AIP Publishing.* [<http://dx.doi.org/10.1063/1.4961936>]

Silicon photonics is a rapidly growing field of research, combining the advantages of the mature silicon (Si) micro-electronic technology and of optical data transmission.<sup>1,2</sup> Having a low-cost integration scenario for an efficient laser diode on the Si substrate is the key to fully profit from optoelectronic integration circuits (OEICs). The main obstacle is that Si is a poor light emitter due to its indirect electronic band structure; therefore, other active materials with high optical gain have to be transferred to the Si substrates. Many different approaches are under investigation, which can be divided into two main routes: (1) Hybrid integration such as wafer- or chip-bonding,<sup>3-7</sup> which allows for the best choice of laser material and device structure but is very likely a complex and expensive process flow. (2) Monolithic integration such as the direct epitaxial growth of laser materials on Si.<sup>8-15</sup> A monolithic approach could lead to a collective integration process flow with CMOS, which is highly scalable and cost-efficient. But it suffers from the formation of misfit and threading dislocations (TDs) due to the lattice mismatch between Si and most of the potential active materials. Although a clear reduction in dislocation density has been reported in literature, the remaining defect density still limits the device lifetime.<sup>16,17</sup> The integration of quantum dot lasers is a promising approach, as it seems to degrade less rapidly under the presence of non-radiative defects.<sup>18,19</sup> Hetero-epitaxial growth of GaNAsP/GaBP based laser diodes lattice matched on Si circumvents the formation of misfit dislocation (MD) but bears other challenges due to the complexity of the involved unknown material systems such as dilute nitrides and borides.<sup>20</sup> Up to now, the remaining defect density in the active material system was always preventing a sufficient laser diode lifetime in the monolithic integration approach.

In this paper, we discuss a III/V laser integration approach on (001) Si, which is based on aspect ratio trapping (ART)<sup>21,22</sup> in narrow oxide trenches starting with a V-shaped Si surface. A high aspect ratio allows for an efficient defect trapping whereas III/V nucleation on the {111} facets of the V-shape avoids the formation of anti-phase domains.<sup>23,24</sup> The high potential of ART has been demonstrated in various recent publications.<sup>15,25,26</sup> However, in the present work we want to benefit maximally from the ART by growing in very narrow trenches while still achieving a high III/V material volume for a sufficient modal gain by growing out of the trenches under the conditions that lead to clearly broadened III/V ridges. Pseudomorphically strained InGaAs/GaAs multi-quantum wells (MQWs) were deposited on the box shaped GaAs ridges on top of a patterned 300 mm Si wafer. High crystal quality and distinct photoluminescence (PL) have been observed, emphasizing the potential of these III/V nano ridges for laser integration.

The epitaxial growth was performed by metal organic vapor phase epitaxy (MOVPE) in a 300 mm deposition chamber applying group-V and -III precursors such as tertiarybutyl arsine (TBAs), trimethylindium (TMIn), triethylgallium (TEGa), and trimethylgallium (TMGa). Based on a standard STI (shallow trench isolation) process flow, Si trenches of different widths and lengths were realized in a 300 nm thick SiO<sub>2</sub> layer on the exact (001) oriented 300 mm Si substrates. The trench structures investigated in this work have a length of 10  $\mu$ m, whereas the width varies from 20 nm to 500 nm. Trenches with the same dimension are grouped as arrays within 600  $\mu$ m  $\times$  600  $\mu$ m fields. The ratio of the Si trench surface versus the total area is kept between 9% and 10%. V-shape formation and exposure of {111} facets before epitaxial growth were achieved by a tetramethylammonium hydroxide

(TMAH) wet-etch process. More details about the Si wafer treatment before deposition and a general introduction to the GaAs integration approach by MOVPE are published in Ref. 27. For the current structures, we applied a two-step GaAs monolithic deposition process. The GaAs nucleation layer was grown at 360 °C with TEGa, whereas the main layer growth inside as well as outside the trench was performed at 580 °C with TMGa. Chosen V/III ratios were 70 and 15, respectively. The InGaAs quantum well (QWs) were also deposited at 580 °C with a V/III ratio of 18.

The photoluminescence (PL) was carried out on a micro-PL set-up. The excitation wavelength of 532 nm from a continuous Nd:YAG laser was focused as a circular spot, 200  $\mu\text{m}$  in diameter, on the sample within one array of identical trenches for each measurement. The pumping power was around 30 mW. The PL signal was detected by a thermoelectric-cooled InGaAs detector after passing a high-pass filter at 650 nm to cut off the excitation signal. Transmission electron microscopy (TEM) was performed using a Titan (FEI) microscope operating at 300 kV, whereas a Helios (FEI) focused ion beam (FIB) was used for the sample preparation and lift-out. Spin-on-carbon (SOC) and electron beam deposited platinum (e-Pt) were used as a capping layer.

A low temperature seed is important to ensure a 2-dimensional GaAs nucleation layer on the  $\{111\}$  facets and at the same time to avoid the formation of planar defects such as stacking faults and twins. Growth at high temperature guarantees better GaAs crystal quality and enhances misfit defect nucleation and TD gliding, which are essential for full relaxation. The silicon oxide ( $\text{SiO}_2$ ) trench sidewalls lead to an efficient defect trapping. TDs lying in planes perpendicular to the STI walls are easily confined. Also, TDs running in lattice planes parallel to the trench orientation can be trapped, if these defects glide along the  $\{111\}$  planes such as 60° misfit dislocation preferably do. Due to the inclined angle of these  $\{111\}$  planes towards the vertical trench wall, each  $\{111\}$  plane will finally hit an oxide wall, if the aspect ratio is high enough. In the same way, planar defects on  $\{111\}$  planes parallel to the trenches are trapped. Only planar defects lying in planes perpendicular to the trenches will never be blocked. Therefore, it is of key importance to avoid the formation of stacking faults and twins from the beginning by an optimized seed layer and sufficient pre-cleaning of the Si surface, whereas the nucleation of misfit- and threading dislocations should be initiated as deep as possible in the trench, close to the Si surface, to benefit from a high aspect ratio.

Under the chosen growth conditions, all trenches defined by the mask pattern were filled uniformly with GaAs. Since the deposition was continued after reaching the trench top, a clear box shape formation was observed along each trench. The original V-shape given by the Si surface disappears due to reflow of the GaAs seed layer during the temperature ramp to 580 °C. In addition, the growth rate on the upwards oriented Ga-rich  $\{111\}$  planes is the highest under the chosen MOVPE conditions. Therefore, these  $(111)A$  and  $(\bar{1}\bar{1}\bar{1})A$  facets vanish during growth and the ridge shape is finally dominated by the  $(001)$  top surface, the  $\{110\}$  side facets, and the As-rich  $(11\bar{1})B$  and  $(\bar{1}\bar{1}\bar{1})B$  facets at the ridge bottom, which all have a lower growth rate.<sup>28</sup> Figure 1 shows

the scanning electron microscopy (SEM) images of GaAs box shaped ridges. The basic rectangular shape evolution is the same for narrow and wide trenches while the total volume and ridge height are defined by the trench width. It is also important to emphasize that the ridge courses are very straight and uniform with flat surfaces in all directions, which is essential for realizing a waveguide with low light scattering losses.

Reciprocal space maps (RSM) indicate (not shown here) that these GaAs ridges are completely relaxed; thus, the  $(001)$  GaAs box surface provides the strain-free lattice constant of GaAs, which is used as a buffer for the pseudomorphic growth of compressively strained InGaAs MQWs. In order to achieve efficient PL and high modal gain, a three-time InGaAs/GaAs QW structure with about 19% In was grown on these GaAs ridges.

The InGaAs QWs are clearly noticeable in HAADF-STEM (high-angle annular dark-field scanning transmission electron microscopy) images, see Figure 2. The top-left picture is a cross-section of the full device ridge while the top-right image provides a higher magnification of the QW region. The straightness of the QWs becomes very obvious in the transverse HAADF-STEM section along the trenches, bottom picture in Figure 2 (the GaAs inside the STI trenches has a slightly different contrast, because some STI material was also cut out during the fib (focused ion beam) lamella preparation). Energy-dispersive X-ray measurements (EDX) confirm the In content of about 19% for QWs grown on the 100 nm wide trenches.

The thicknesses of the QWs on the  $(001)$  surface are 9.9 nm, 8.9 nm, and 7.7 nm counting from the bottom to the




FIG. 1. SEM pictures of box shaped ridges integrated on STI-patterned Si wafers. Top left: Cross-section of a 100 nm wide trench. Top right: Cross-section of 20 nm wide trenches. Bottom: inclined top-view of a 100 nm trench array. The facet nomination is the same for the GaAs growth in narrow and wide trenches.




FIG. 2. HAADF-STEM pictures of a box shaped GaAs ridge with three InGaAs QWs. Top left: Cross-section of the full ridge. Top right: Higher magnification of the QW region. Bottom: Transverse section along the trench. The GaAs inside the STI shows a slightly different contrast because some STI oxide was cut out during sample preparation.

top, although the growth time per QW was kept constant. The deposition time of the last three GaAs barrier layers was also fixed but it is very obvious in Figure 2 (top-right) that the thickness is decreasing going from the bottom of the structure to the top. A closer look at the magnification in Figure 2 reveals that InGaAs is also deposited around the corners on  $\{111\}$  facets and higher index crystal planes. At the same time, the InGaAs layer thickness decreases continuously along the edges and converts into a uniform and very thin ( $<2$  nm) layer on the two  $\{110\}$  box side walls. Nevertheless, the main active InGaAs material is provided by the uniform QWs on the (001) plane with lateral dimensions of more the 160 nm.

The III/V material supply for a given deposition time, coming from the gas phase as well as from loading effects on the STI mask, is distributed around the full box surface at which the growth rate on the top (001) surface still dominates the ridge evolution. The increase in total surface over

time leads to a clear reduction in the growth rate with rising box size. This strong correlation between the effective (001) growth rate and the total ridge size requires well-adjusted MOVPE process conditions for the full device stack, which is possible once the growth rates are defined. In addition, the side wall deposition leads to a very good lateral carrier confinement reducing non-radiative recombination channels at the QW side surfaces and is therefore desirable. Especially the evolving decrease in InGaAs thickness at the lateral ends of the QWs will lead to higher quantized electronic states, which induces an injection and repulsing of electrons and holes in the InGaAs layer at the box edges towards the centered QW region with constant layer thickness and lower energetic states. The InGaAs layer of less than 2 nm thickness on the  $\{110\}$  side walls is too thin to hold bonded states with an efficient radiative recombination rate.

The fact that ART leads to a very efficient defect trapping in 100 nm wide trenches was confirmed by investigating high resolution HR-TEM and bright field BF(002) images in cross-section looking at several trenches as well as along a  $5.5 \mu\text{m}$  long transverse ridge lamella. All threading dislocations (TDs) are well confined inside the STI trench. No indication of any misfit and threading dislocations was found above the STI level or close to the MQW region. Only three planar defects such as micro twins are visible in a  $5.5 \mu\text{m}$  long transverse section, see Figure 3.

The complete blocking of TDs within the trench region is a very important achievement towards laser integration with sufficient lifetime. The impact of planar defects on the device performance might be less than for TDs; nevertheless, a further reduction in density is wanted. The formation of planar defects can have various sources. In our case, we suspect that twins or stacking faults are caused either by a non-optimal GaAs seed layer or by residuals and contamination on the Si surface due to a non-perfect cleaning procedure.

In order to have a first feedback about the optical properties of the QWs, room temperature PL measurements were carried out looking at different trench widths. A clear emission peak between 1000 nm and 1050 nm can be observed from all structures except for the 500 nm trench width. The photon emission from the MQWs is several orders of magnitude higher in intensity than the signal from the doped Si substrate around 1140 nm. Figure 4 contains a selection of PL spectra in log-scale. Some spectra show a weak high-energetic shoulder around 980 nm, which could be related to radiative recombination from higher quantized states. For




FIG. 3. Left: Cross-section HR-TEM of the GaAs buffer. Right: Combined BF(002) images of a transverse section along the trench. The vertical lines visible in the Si substrate are caused by the image combination. Threading dislocations are clearly visible by the dark blurred contrast, whereas planar defects such as micro twins cause a straight dark line in  $\{111\}$  directions.




FIG. 4. Room temperature PL spectra from different trench widths in log-scale.

the widest trench size, the QW-PL is still recognizable but very weak. With a reducing trench width, the corresponding PL intensity increases up to 60 nm wide trenches before going down again for 20 nm wide trenches. But even for the narrowest trench width of 20 nm, the PL intensity from the QWs is still very pronounced, see Figure 4. Comparison of the PL intensity has to be treated very carefully due to the following reason: The total III/V ridge volume on top of the trenches as well as the periodic arrangement of each trench within an array varies; therefore, the absorption of the pump light will differ in each structure leading to different excited carrier densities. In addition, the changing ratio of surface area over ridge volume for each type of trench will have a big impact on the effective carrier concentration in the QWs considering that non-radiative recombination processes at surface states are in competition to the radiative recombination in the active material. Although it is difficult to judge about the overall impact of these uncertainties, it is very likely that the decrease in PL intensity towards wide trenches is linked to an increase in TD density. The aspect ratio of trenches wider than 100 nm is quite low, leading to an insufficient defect trapping. Hence, the remaining defect density in the ridge material of wider trenches could cause high carrier losses. The intensity decline towards narrow trenches could be related to a disproportional rise in ridge surface area or less pump light absorption.

The shift in PL-peak position can be explained by a change in In concentration or in QW thickness for the different trenches, inducing an energetic shift in the quantized states. Both effects are very likely to occur because the MOVPE growth behavior on top of the ridge is very complex. Further investigation is necessary to evaluate both explanations.

The PL line width of the 100 nm wide structure is about 38 meV for the chosen experimental conditions. TEM investigation of the 100 nm wide trench structure revealed that the QW thickness is not constant but varies. This variation in QW width will have an impact on the PL line width of a single MQW stack due to contributions from different quantized states. This QW thickness variation seems to be the strongest for the 20 nm trenches, since the PL line width is clearly broadened in comparison with the others. However, the origin of this broadening can be easily avoided by adjusting the growth time for each QW.

In conclusion, we have introduced an approach towards the integration of III/V nano ridge lasers based on the selective area growth in narrow trenches by MOVPE. TEM investigation confirms a very efficient defect trapping in GaAs inside the trenches, whereas the GaAs ridge on top of the trenches is completely free of threading dislocations. Only a few planar defects are still present. The growth of pseudo-morphically strained InGaAs/GaAs MQWs with 19% In on top of these fully relaxed GaAs ridges leads to a pronounced PL peak around 1040 nm, which emphasizes the potential for optical application. Despite the narrow trench dimension, the grown out III/V ridge has reached a volume suitable for wave guidance (various publications of laser devices with comparable dimension can be found in literature, e.g., Refs. 15, 29, and 30). Currently, optimized nano ridge structures with an increased GaAs volume and a confining InGaP cap layer to reduce carrier losses due to surface recombination are under investigation. First, SEM inspections have revealed that the ridge volume was scaled up by a factor of 2, which clearly improves the light field confinement. All these achievements point towards the realization of first nano ridge laser diodes in the near future.

- <sup>1</sup>D. Liang and J. E. Bowers, "Recent progress in lasers on silicon," *Nat. Photonics* **4**, 511 (2010).
- <sup>2</sup>S. Lourduos, "Heteroepitaxy and selective area heteroepitaxy for silicon photonics," *Curr. Opin. Solid State Mater. Sci.* **16**, 91 (2012).
- <sup>3</sup>M. J. R. Heck, J. F. Bauters, M. L. Davenport, J. K. Doylend, S. Jain, G. Kurcveil, S. Srinivasan, Y. Tang, and J. E. Bowers, "Hybrid silicon photonic integrated circuits technology," *IEEE J. Sel. Top. Quantum Electron.* **19**, 6100117 (2013).
- <sup>4</sup>J. Justice, C. Bower, M. Meitl, M. B. Mooney, M. A. Gubbins, and B. Corbett, "Wafer-scale integration of group III-V lasers on silicon using transfer printing of epitaxial layers," *Nat. Photonics* **6**, 610 (2012).
- <sup>5</sup>H. Yang, D. Zhao, S. Chuwongin, J.-H. Seo, W. Yang, Y. Shuai, J. Berggren, and Z. M. W. Z. Matthias Hammar, "Transfer-printed stacked nanomembrane lasers on silicon," *Nat. Photonics* **6**, 615 (2012).
- <sup>6</sup>G.-H. Duan *et al.*, "Hybrid III-V on silicon lasers for photonic integrated circuits on silicon," *IEEE J. Sel. Top. Quantum Electron.* **20**, 6100213 (2014).
- <sup>7</sup>G. Morthier, T. Spuesens, P. Mechet, G. Roelkens, and D. V. Thourhout, "InP microdisk lasers integrated on Si for optical interconnects," *IEEE J. Sel. Top. Quantum Electron.* **21**, 1500610 (2015).
- <sup>8</sup>H. Chen, A. Ghaffari, H. Wang, H. Morkoc, and A. Yariv, "Continuous-wave operation of extremely low-threshold GaAs/AlGaAs broad-area injection laser on (001) Si substrates at room temperature," *Opt. Lett.* **12**, 812 (1987).
- <sup>9</sup>H. Choi, C. Wang, and N. Karam, "GaAs-based diode lasers on Si with increased lifetime obtained by using strained InGaAs active layers," *Appl. Phys. Lett.* **59**, 2634 (1991).
- <sup>10</sup>M. E. Groenert, C. W. Leitz, A. J. Pitera, V. Yang, H. Lee, R. J. Ram, and E. A. Fitzgerald, "Monolithic integration of room-temperature cw GaAs/AlGaAs lasers on Si substrates via relaxed graded GeSi buffer layers," *J. Appl. Phys.* **93**, 362 (2003).
- <sup>11</sup>M. Sugo, H. Mori, Y. Sakai, and Y. Itoh, "Stable cw operation at room temperature of a 1.5  $\mu\text{m}$  wavelength multiple quantum well laser on a Si substrate," *Appl. Phys. Lett.* **60**, 472 (1992).
- <sup>12</sup>S. Chen, M. Tang, J. Wu, Q. Jiang, V. Dorough, M. Benamara, Y. Mazur, G. Salamo, A. Seeds, and H. Liu, "1.3  $\mu\text{m}$  InAs/GaAs quantum-dot laser monolithically grown on Si substrates operating over 100 °C," *Electron. Lett.* **50**, 1467 (2014).
- <sup>13</sup>T. Frost, S. Jahangir, E. Stark, S. Deshpande, A. Hazari, C. Zhao, B. S. Ooi, and P. Bhattacharya, "Monolithic electrically injected nanowire array edge-emitting laser on (001) silicon," *Nano Lett.* **14**, 4535 (2014).
- <sup>14</sup>H. Kataria, C. Junesand, Z. Wang, W. Metaferia, Y. Sun, S. Lourduos, G. Patriarche, A. Bazin, F. Raineri, P. Mages, N. Julian, and J. Bowers, "Towards a monolithically integrated III-V laser on silicon: Optimization of multi-quantum well growth on InP on Si," *Semicond. Sci. Technol.* **28**, 094008 (2013).

- <sup>15</sup>Z. Wang, B. Tan, M. Pantouvaki, W. Guo, P. Absil, J. V. Campenhout, C. Merckling, and D. V. Thourhout, "Room-temperature InP distributed feedback laser array directly grown on silicon," *Nat. Photonics* **9**, 837–842 (2015).
- <sup>16</sup>P. Hutchinson and P. Dobson, "Climb asymmetry in degraded gallium arsenide lasers," *Philos. Mag. A* **41**, 601 (1980).
- <sup>17</sup>J. van der Ziel, R. Dupuis, R. Logan, and C. Pinzone, "Degradation of GaAs lasers grown by metalorganic chemical vapor deposition on Si substrates," *Appl. Phys. Lett.* **51**, 89 (1987).
- <sup>18</sup>A. Y. Liu, R. W. Herrick, O. Ueda, P. M. Petroff, A. C. Gossard, and J. E. Bowers, "Reliability of InAs/GaAs quantum dot lasers epitaxially grown on silicon," *IEEE J. Sel. Top. Quantum Electron.* **21**, 1900708 (2015).
- <sup>19</sup>S. Chen, W. Li, J. Wu, Q. Jiang, M. Tang, S. Shutts, S. Elliott, A. Sobiesierski, I. Ross, P. M. Smowton, A. J. Seeds, and H. Liu, "Electrically pumped continuous-wave III–V quantum dot lasers on silicon," *Nat. Photonics* **10**, 307–311 (2016).
- <sup>20</sup>S. Liebich, M. Zimprich, A. Beyer, D. F. C. Lange, S. Chatterjee, N. Hossain, S. Sweeney, K. Volz, B. Kunert, and W. Stolz, "Laser operation of Ga(NAsP) lattice-matched to (001) silicon substrate," *Appl. Phys. Lett.* **99**, 071109 (2011).
- <sup>21</sup>J. Li, J. Bai, C. Major, M. Carroll, A. Lochtefeld, and Z. Shellenbarger, "Defect reduction of GaAs/Si epitaxy by aspect ratio trapping," *J. Appl. Phys.* **103**, 106102 (2008).
- <sup>22</sup>E. Fitzgerald and N. Chand, "Epitaxial necking in GaAs grown on pre-patterned Si substrates," *J. Electron. Mater.* **20**(10), 839 (1991).
- <sup>23</sup>M. Paladugu, C. Merckling, R. Loo, O. Richard, H. Bender, J. Dekoster, W. Vandervorst, M. Caymax, and M. Heyns, "Site selective integration of III–V materials on Si for nanoscale logic and photonic devices," *Cryst. Growth Des.* **12**, 4696 (2012).
- <sup>24</sup>Q. Li, K. W. Ng, and K. M. Lau, "Growing antiphase-domain-free GaAs thin films out of highly ordered planar nanowire arrays on exact (001) silicon," *Appl. Phys. Lett.* **106**, 072105 (2015).
- <sup>25</sup>R. Cipro, T. Baron, M. Martin, J. Moeyaert, S. David, V. Gorbenko, F. Bassani, Y. Bogumilowicz, J. Barnes, N. Rochat, V. Loup, C. Vizioz, N. Allouti, N. Chauvin, X. Bao, J. Pin, and E. Sanchez, "Low defect InGaAs quantum well selectively grown by metal organic chemical vapor deposition on Si (001) 300 nm wafers for next generation non planar devices," *Appl. Phys. Lett.* **104**, 262103 (2014).
- <sup>26</sup>S. Li, X. Zhou, M. Li, X. Kong, J. Mi, M. Wang, W. Wang, and J. Pan, "Ridge InGaAs/InP multi-quantum-well selective growth in nanoscale trenches on Si (001) substrate," *Appl. Phys. Lett.* **108**, 021902 (2016).
- <sup>27</sup>W. Guo, L. Date, V. Pena, X. Bao, C. Merckling, N. Waldron, N. Collaert, M. Caymax, E. Sanchez, E. Vancoille, K. Barla, A. Thean, P. Eyben, and W. Vandervorst, "Selective metal-organic chemical vapor deposition growth of high quality GaAs on Si (001)," *Appl. Phys. Lett.* **105**, 062101 (2014).
- <sup>28</sup>E. Gil-Lafon, J. Napierala, D. Castelluci, A. Pimpinelli, R. Cadoret, and B. Gérard, "Selective growth of GaAs by HVPE: Keys for accurate control of the growth morphologies," *J. Cryst. Growth* **222**(3), 482 (2001).
- <sup>29</sup>D. Saxena, S. Mokkalapati, P. Parkinson, N. Jiang, Q. Gao, H. H. Tan, and C. Jagadish, "Optically pumped room-temperature GaAs nanowire lasers," *Nat. Photonics* **7**, 963 (2013).
- <sup>30</sup>S. Matsuo, A. Shinya, T. Kakitsuka, K. Nozaki, T. Segawa, T. Sato, Y. Kawaguchi, and M. Notomi, "High-speed ultracompact buried heterostructure photonic-crystal laser with 13 fJ of energy consumed per bit transmitted," *Nat. Photonics* **4**, 648 (2010).