Dark current analysis in high-speed germanium p-i-n waveguide photodetectors

Citation: Journal of Applied Physics 119, 213105 (2016); doi: 10.1063/1.4953147
View online: http://dx.doi.org/10.1063/1.4953147
View Table of Contents: http://scitation.aip.org/content/aip/journal/jap/119/21?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
All-silicon sub-Gb/s telecom detector with low dark current and high quantum efficiency on chip
Appl. Phys. Lett. 96, 101103 (2010); 10.1063/1.3357427

High-speed Ge photodetector monolithically integrated with large cross-section silicon-on-insulator waveguide
Appl. Phys. Lett. 95, 261105 (2009); 10.1063/1.3279129

Impact of field-enhanced band-traps-band tunneling on the dark current generation in germanium p - i - n photodetector

Metal-semiconductor-metal Ge photodetectors integrated in silicon waveguides

20 GHz high performance planar Si/InGaAs p-i-n photodetector
Appl. Phys. Lett. 70, 2449 (1997); 10.1063/1.119085
Dark current analysis in high-speed germanium p-i-n waveguide photodetectors

H. Chen,1,2,a) P. Verheyen,1 P. De Heyn,1 G. Lepage,1 J. De Coster,1 S. Balakrishnan,1 P. Absil,1 G. Roelkens,2 and J. Van Campenhout1

1imec, Kapeldreef 75, Leuven B-3001, Belgium
2Photonics Research Group, Department of Information Technology, Ghent University—imec, B-9000 Ghent, Belgium

(Received 5 April 2016; accepted 19 May 2016; published online 3 June 2016)

We present a dark current analysis in waveguide-coupled germanium vertical p-i-n photodetectors. In the analysis, a surface leakage current and a bulk leakage current were separated, and their activation energies were extracted. The surface leakage current originating from the minority carrier generation on the Ge layer sidewalls, governed by the Shockley-Read-Hall process and enhanced by the trap-assisted-tunneling process, was identified as the main contribution to the dark current of vertical p-i-n photodiodes at room temperature. The behavior of this surface leakage current as a function of temperature and reverse bias voltage is well reproduced by using the Hurckx model for trap-assisted-tunneling. Published by AIP Publishing. [http://dx.doi.org/10.1063/1.4953147]

I. INTRODUCTION

A germanium-on-silicon waveguide photodetector is a key building block for silicon photonics optical interconnects and optical sensors. Low dark current is desirable to improve the performance and reliability in these applications.1,2 A vertical p+(Ge)–i(Ge)–n+(Si) (VPIN) hetero-junction, as shown in Fig. 1, is widely adopted to construct such a photodetector,3–9 showing promising device performance. This is referred to as a VPIN GePD hereafter. We have demonstrated such VPIN GePDs exhibiting high opto-electrical bandwidth (beyond 50 GHz), high responsivity (0.9 A/W), and low dark current (<15 nA)8,9 at −1 V bias. There are several sources for the dark current of such VPIN GePDs. The diffusion current of the reverse biased p-i-n junction is the intrinsic dark current of a VPIN GePD. Another dark current source is the generation of minority carriers in the depletion region of the VPIN GePD, governed by the Shockley-Read-Hall process (SRH). This leakage current component is enhanced by misfit dislocations and threading dislocations created in the Ge epitaxy due to the 4% Ge/Si lattice mismatch. These dislocations act as effective electrical traps and generation centers in the depletion region.10,11 In addition, the generation of minority carriers on the Ge layer surface due to the poor passivation quality of silicon dioxide is another important dark current source,12,13 especially for the small-size Ge (<10 × 10 μm²) VPIN GePDs, which have a large perimeter to surface area ratio. In order to further reduce the dark current of a VPIN GePD, it is important to know the dark current generation mechanisms, such that specific process and/or epitaxy development can be done to optimize the corresponding aspect of the material quality.

In this paper, we report the analysis of dark current in VPIN GePDs in a design of experiment (DoE) using devices with varying Ge layer area to perimeter ratio. The surface leakage current and the bulk leakage current were separated through the analysis. The activation energy of both the surface leakage current and the bulk leakage current were extracted. This analysis reveals that, for a 1.8×15 μm² VPIN GePD at room temperature, it is the surface leakage current originating from the minority carrier generation on the Ge layer sidewall, governed by the Shockley-Read-Hall process and enhanced by the trap-assisted-tunneling (TAT) process, that dominates the dark current.

This paper is organized as follows. Background on germanium p-i-n photodiodes and the VPIN GePD dark current analysis is given in Section I. In Section II, we introduce the VPIN GePDs and the physical model used in the dark current analysis. In Section III, the dark current measurement data and dark current modeling are presented. The dark current is separated into 2 components, i.e., a surface leakage current and a bulk leakage current. In Section IV, the activation energy of both surface leakage current and bulk leakage current were extracted. A physical interpretation of the extracted activation energy is presented. In Section V, the dark current analysis results are presented and the dominant leakage current source is determined for a baseline VPIN GePD device (1.8 × 15 μm²). Finally, in Section VI, the conclusions are formulated.

FIG. 1. Schematic of a vertical p-i-n junction Ge-on-Si photodetector.
II. VPIN GERMANIUM PHOTODETECTORS AND DARK CURRENT ANALYSIS

A. VPIN Ge photodetectors

VPIN GePDs were fabricated in imec’s fully integrated Si photonics platform along with Si modulators and various passive devices, going through a process flow described in Ref. 8. Ge mesas are selectively grown in SiO2 trenches formed on top of the Si device layer, followed by a Ge CMP step. With phosphorus ion implantation in silicon before Ge epitaxy and boron ion implantation in the planarized Ge layer, a vertical p-i-n diode is formed. Boron ion implantation in Ge (P-type) was chosen to create a high-doped region at the top of the Ge, which is required to achieve a low contact resistance because of the large electron Schottky barrier height (SBH). This large SBH results from the strong Fermi level pinning near the Ge valence band edge.14 Such a high-doped region is difficult to obtain with phosphorus ion implantation (N-type) due to the phosphorus diffusion and poor activation.15,16

The Ge layer is nominally 400 nm thick, and the doping profile in the Ge layer measured by a secondary ion mass spectrometry (SIMS) is shown in Fig. 2(a). It can be seen that the doping concentration drops to $\sim 2 \times 10^{17}$ cm$^{-3}$ 100 nm away from the Ge/Si interface, as a result of the ion implantation tail. As for the VPIN GePD with a 1.8 $\mu$m wide Ge waveguide, the simulated doping distribution using Sentaurus Process (Monte Carlo ion implantation simulation calibrated by the SIMS data) is shown in Fig. 2(b). The doping profile along the A-A$'$ cut in Fig. 2(b) is also shown in Fig. 2(a).

The electric field distribution at $-1$ V bias in the 1.8 $\mu$m-Ge VPIN GePD, simulated with a Sentaurus Device, is shown in Fig. 3(a), and the electric field profile along the A-A$'$ cut is shown Fig. 3(b) for different bias voltages. This heterogeneous Ge/Si VPIN diode configuration confines the electric field in the lower part of the Ge layer. At $-1$ V bias, the electric field is as strong as $8.5 \times 10^4$ V/cm in the bottom 100 nm of the Ge layer. The energy-band diagram of the VPIN GePD along the A-A$'$ cut at 0 V and $-1$ V are shown in Fig. 3(c). It can be seen that when a 1 V reverse bias is applied on the VPIN GePD, the depletion region mainly extends into the Ge layer. The depletion region is $\sim 200$ nm wide.

B. 1.8 $\mu$m-Ge VPIN GePD performance

A typical static current-voltage characteristic of a 15 $\mu$m long and 1.8 $\mu$m wide VPIN GePD is shown in Fig. 4(a). The dark current is 26 nA at $-1$ V. The 200 mm wafer-scale
The diode ideality factor data extracted from the forward I-V characteristics in temperature dependent measurements are shown in Fig. 4(b). The diode ideality factor is ~1.3 at 25 °C, which can be attributed to the carrier recombination in the depletion region of the vertical p-i-n junction. This carrier recombination results from the misfit defects at Ge/Si interface and the threading dislocations in this depletion region. The diode ideality factor drops as a function of the measurement temperature, which is due to the stronger temperature dependence of the intrinsic diffusion current than that of the recombination current in the depletion region. The diode ideality factor is ~1.05 at 125 °C.

The dimensions of this 1.8 μm VPIN GePD are close to those of a baseline VPIN GePD device, that is “type 2” in Fig. 8 reported in Refs. 8 and 9. This “type 2” device shows a responsivity of 0.85 A/W and a 3-dB opto-electrical bandwidth of 51 GHz at −1 V bias. Typical S_{21} transmission parameters as a function of frequency at 1550 nm using a received average optical power of −10 dBm are shown in Fig. 5.

C. Dark current analysis

A schematic diagram illustrating and simplifying the dark current analysis of VPIN GePDs is shown in Fig. 6. The dark current (I_{dark}) is divided into 2 parts, i.e., the surface leakage current and the bulk leakage current. The surface leakage current (I_{surf}) originates from the generation of minority carriers on the Ge layer surface due to the poor passivation quality of silicon dioxide. The non-passivated dangling bonds introduce a high interface-state density at Ge/SiO2 interfaces. Since the top part of the Ge layer is implanted with boron, the interfacial defects at the Ge top surface/SiO2 interface are not electrically active, and only the interfacial defects on the Ge layer sidewall are considered for the surface leakage current in the analysis. The bulk leakage current (I_{bulk}) originates from the generation of minority carriers in the depletion region in the Ge layer along with the intrinsic bulk diffusion current. The surface leakage current is governed by the Shockley-Read-Hall (SRH) process (J_{SRH,surf}). It is proportional to the structure perimeter P, (2 × (L + W)), with L being the length of the structure and W being the width of the structure. The bulk leakage current has contributions from both the SRH process (J_{SRH,bulk}) and the diffusion process (J_{diff}). Both of them are proportional to the area of the device S, (L × W) under the assumption that the Ge layer is wide enough to ignore corner effects, as shown in Fig. 3(a).

The expression for the dark current (Eq. (1)) can be reformulated as in Eq. (2). This reveals that the dark current to area (I_{dark}/S) ratio scales linearly proportional to the perimeter to area ratio (P/S). The surface leakage current density (J_{surf}) can be determined by extracting the slope of
this linear relationship. By dividing the structure perimeter ($P$), Eq. (1) can be reformulated as in Eq. (3). The dark current to perimeter ratio ($I_{\text{dark}}/P$) scales linearly proportional to the area to perimeter ratio ($S/P$), the slope of which is the bulk leakage current density ($J_{\text{bulk}}$)

$$I_{\text{dark}} = I_{\text{surf}} + I_{\text{bulk}} = P \times J_{\text{surf}} + S \times J_{\text{bulk}}$$

$$I_{\text{dark}}/S = P \times J_{\text{surf}} + J_{\text{bulk}}$$

$$I_{\text{dark}}/P = S \times J_{\text{surf}} + J_{\text{bulk}}$$

III. DARK CURRENT MEASUREMENT DATA AND DARK CURRENT MODELING

Six VPIN GePD test structures, numbered from 1 to 6, in the design of experiment (DoE) have a Ge layer width of $[0.6, 1.8, 4.2, 9.0, 16.2, 29.4] \mu m$ (exponentially scaling) and are 15 $\mu m$ long, with a nominal Ge layer thickness of 400 nm. Temperature-dependent current-voltage measurements were carried out on the VPIN GePD structures in the DoE at 200 mm wafer scale from 25°C to 125°C with a step of 25°C. Wafer-scale dark current data measured at 25°C for the 0.6 $\mu m$ and 29.4 $\mu m$ wide VPIN GePDs at various bias voltages are shown in Fig. 7(a). The 0.6 $\mu m$ wide Ge structure exhibits a mean dark current value of 8.8 nA and 53 nA at −1 V and −2 V, respectively. It increases to a mean value of 92 nA and 542 nA as the Ge layer is scaled to 29.4 $\mu m$ wide. It can be seen that there are some outlier dark current data points for the 29.4 $\mu m$ wide Ge device, which is attributed to the inferior material quality in the large area Ge devices. These outlier data points were removed from the dark current modeling. Fig. 7(b) shows the wafer-scale dark current data at −1 V for the 0.6 $\mu m$ and 29.4 $\mu m$ wide VPIN GePDs at various measurement temperatures. The mean dark current value of a 0.6 $\mu m$ wide Ge structure is 8.8 nA and 179 nA measured at 25°C and 125°C. It rises to 92 nA and 2453 nA as the Ge layer is scaled to 29.4 $\mu m$ width. Fig. 7(c) shows the wafer-scale dark current data at −1 V measured at 25°C and 125°C for the devices with varying Ge layer width. It should be mentioned that the different data point colors corresponding to VPIN GePDs at the different dies of the measured wafer. This convention applies to the following wafer-scale data in this paper.

The dark current to area ratio ($I_{\text{dark}}/S$) as a function of perimeter to area ($P/S$) ratio, measured at 25°C and 125°C is shown in Figs. 8(a) and 8(b), respectively. The perimeter to area ratio is $[3.47, 1.24, 0.61, 0.35, 0.26, 0.20] \mu m^{-1}$ for devices 1–6, respectively. Similar to extracting a bulk leakage current density, the linear fitting was done on the data of the devices with a Ge layer width of $[4.2, 9.0, 16.2, 29.4] \mu m$.

It can be seen that there is a larger spread in the data points measured at 25°C than those measured at 125°C. Considering the different temperature dependence of the SRH process related leakage current and diffusion current, as discussed below, the larger spread at 25°C indicates that there is a larger spread in the SRH process related leakage current at low temperature. This may result from the spread in the interface-state density on the Ge layer sidewall or the misfit/threading dislocations density inside the Ge layer at wafer scale.
The dark current to perimeter ratio ($I_{dark}/P$) as a function of area to perimeter ($S/P$) ratio, measured at 25°C and 125°C is shown in Figs. 9(a) and 9(b), respectively. The area to perimeter ratio is [0.3, 0.8, 1.6, 2.8, 3.9, 5.0] $\mu$m for devices 1–6, respectively. As mentioned in Section II, the linear relationship between them is valid under the assumption that the Ge layer is wide enough. In this paper, the linear fitting was done on the data of the devices with a Ge layer width of [4.2, 9.0, 16.2, 29.4] $\mu$m.

Extracting the slope of the linear relationship in Eqs. (2) and (3) by least-squares fitting, the data of the VPIN GePD devices die by die generate surface leakage current density ($J_{surf}$) data and bulk leakage current density ($J_{bulk}$) data at wafer scale, as shown in Figs. 10(a) and 10(b). At 25°C, the mean value of surface leakage current density and bulk leakage current density is 0.5 nA/$\mu$m and 0.1 nA/$\mu$m², respectively. It rises to 5.5 nA/$\mu$m and 4.5 nA/$\mu$m² as the temperature is increased to 125°C.

The wafer-scale residuals data (RMS residual) of this linear least-squares fit are shown in Fig. 11. The case for the fit of current/perimeter as a function of area/perimeter and the case for the fit of current/area as a function of perimeter/area are shown in Figs. 11(a) and 11(b), respectively. It can be seen that the residuals data have a tighter distribution at a higher temperature. This can be attributed to the large spread in the interface-state density on the Ge layer sidewall or the misfit/threading dislocations density inside the Ge layer at wafer scale, as mentioned above. The larger residuals at higher temperature are simply because of the larger current/area or current/perimeter values at a higher temperature.

IV. ACTIVATION ENERGY EXTRACTION

A. p-i-n diode leakage current theory

The diffusion current density can be expressed as in Eq. (4) for a reverse biased VPIN GePD. In the equation, $q$ is the elementary charge, $n_{i,Ge}$ and $n_{i, Si}$ is the intrinsic carrier concentration in Ge and Si, $N_D$ and $N_A$ is the donor and acceptor doping concentration, $D_n$ and $D_p$ is the electron and hole diffusion coefficient, $L_n$ and $L_p$ is the electron and hole diffusion length, and $E_{bg, Ge}$ is the Ge bandgap. As shown in Fig. 2(a), the n-type doping concentration in Si underneath the Ge layer is $5 \times 10^{18}$ cm$^{-3}$ and quite uniform. As shown in Fig. 3(c), at $-1$ V bias, the depletion region extends 200 nm from the Ge/Si interface into the Ge layer, up to where the p-type doping concentration reaches $1 \times 10^{17}$ cm$^{-3}$. Therefore, the diffusion current in the vertical p-i-n junction is dominated by the (minority) electron diffusion current in the quasi-neutral region in Ge.
The generation of minority carriers on the Ge layer sidewall can be expressed as in Eq. (5) for a reverse biased VPIN GePD. In the equation, \( q \) is the elementary charge, \( n_{i,Ge} \) is the intrinsic carrier concentration in Ge, \( S \) is the surface recombination velocity on the Ge layer sidewall, and \( t \) is the thickness of the depletion region. The generation of minority carriers in the depletion region (in Ge) can be expressed as in Eq. (6) for a reverse biased VPIN GePD. In the equation, \( q \) is the elementary charge, \( n_{i,Ge} \) is the intrinsic carrier concentration in Ge, \( s_{SRH} \) is the Shockley-Read-Hall carrier lifetime in the depletion region, and \( t \) is the thickness of the depletion region.

The trap-assisted-tunneling (TAT) process, occurring along with the SRH process where there is a strong electric field, is considered as an enhancement to the SRH-related minority carrier generation for both the Ge layer sidewall leakage current \( j_{SRH, \text{surf}} \) and bulk leakage current \( j_{SRH, \text{bulk}} \). It can be described by the Hurkx model,\(^{21,22} \) as given in Eqs. (7) and (8).

The trap-assisted-tunneling (TAT) process, occurring along with the SRH process where there is a strong electric field, is considered as an enhancement to the SRH-related minority carrier generation for both the Ge layer sidewall leakage current \( j_{SRH, \text{surf}} \) and bulk leakage current \( j_{SRH, \text{bulk}} \). It can be described by the Hurkx model,\(^{21,22} \) as given in Eqs. (7) and (8).
(1/T), without considering the enhancement of the TAT process. The activation energy can be extracted from the slope of this linear relationship. It is the Ge bandgap ($E_{bg,Ge}$) and half of the Ge bandgap ($E_{bg,Ge}/2$) for the diffusion current density and the SRH process related current density, respectively. With the TAT process taken into consideration, the temperature dependence of the TAT enhancement factor $\Gamma$ also contributes to the activation energy of the SRH-related leakage current density. Since TAT has a negative activation energy,$^{23}$ it will lower the overall activation energy below half of the Ge bandgap.

B. Activation energy data

Figs. 12(a) and 12(b) show the wafer-scale data in an Arrhenius plot for the surface leakage current density and the bulk leakage current density, respectively. It can be seen that, while there is a linear relationship for the surface leakage current density, the data for the bulk leakage current density largely deviate from a linear relationship. This is because both the SRH process related leakage current and diffusion current contribute comparably to the bulk leakage current and they have different activation energy, while only the SRH related leakage current contributes to surface leakage current.

In order to differentiate the contribution of the SRH process related leakage current and diffusion current in the bulk leakage current over the measured temperature range, the activation energy is extracted as a function of temperature using data at 2 adjacent temperature points, as shown in Fig. 13(b). The same exercise is done for the surface leakage current for reference, as shown in Fig. 13(a). The surface leakage current shows an activation energy between 0.2 and 0.3 eV. This value is below half of the Ge bandgap ($E_{bg,Ge}/2$), which is attributed to the influence of trap-assisted-tunneling (TAT) occurring under a relatively strong electric field.$^{23–25}$ The bulk leakage current activation energy increases from 0.2–0.3 eV to about 0.6 eV as the temperature is increased from 25°C to 125°C. This is because at low temperature, the SRH-related minority carrier generation in the depletion region in Ge dominates over the diffusion current density, exhibiting an activation energy value similar to that of the surface leakage current. As the measurement temperature is increased, there is a larger contribution from the diffusion current to the bulk dark current, resulting in a higher activation energy, close to the Ge bandgap ($E_{bg,Ge}$).

V. DISCUSSION AND OUTLOOK

The dark current and its 2 contributing components, the surface leakage current and the bulk leakage current, of the
1.8 μm wide VPIN GePD in the DoE are shown in Fig. 14, as a function of the measurement temperature (at −1 V bias). The length of the VPIN GePD is 15 μm. These dimensions are close to that in a baseline VPIN GePD device. At 25 °C, the surface leakage current contributes much more than the bulk leakage current to the dark current of the VPIN GePD device. As the temperature is increased, the relative contribution of the bulk leakage current increases. This increase in the bulk leakage current mainly comes from the intrinsic diffusion current, as seen from the activation energy in Fig. 13(b). The fact that, for a baseline VPIN GePD device at room temperature, surface leakage current is contributing much more than the bulk leakage current indicates that improving the Ge layer sidewall passivation quality to reduce the interface-state density on the Ge layer sidewall should be able to effectively reduce the dark current of the VPIN GePD device. Since the surface leakage current contributes much more than the bulk leakage current to the dark current of the VPIN GePD device at low temperature, the large spread in the data points measured at 25 °C in Fig. 8(a) can be attributed to the large spread in the interface-state density on the Ge layer sidewall at wafer scale.

It can be seen from Fig. 7(a) that the dark current increases exponentially as a function of the applied bias for the 0.6 μm wide Ge at 25 °C. This indicates that the surface leakage current increases exponentially with applied bias, which cannot be explained by the SRH process. We attribute this to the enhancement of the TAT process at increasing reverse bias. In order to support this, the activation energy of the surface leakage current density at −0.5 V, −1 V, −1.5 V, and −2 V bias were extracted, as shown in Fig. 15 (at 50 °C). It can be seen that the activation energy decreases as the bias voltage is increased. The activation energy of the surface leakage current density generated by numerically evaluating Eqs. (5), (7), and (8) is also shown in Fig. 15. In the numerical evaluation, $E_{bg, Ge}$ (Eq. (5)) was chosen to be 0.66 eV, $\Delta E_T$ (Eq. (8)) was chosen to be $E_{bg, Ge}/2$ and thus 0.33 eV, and $m^*$ (Eq. (8)) was chosen to be 0.02 $m_p$. The electric field magnitude $|E|$ (Eq. (8)) was chosen to be $6.57 \times 10^4$ V/cm, $9.11 \times 10^4$ V/cm, $1.14 \times 10^5$ V/cm, and $1.36 \times 10^6$ V/cm at −0.5 V, −1.0 V, −1.5 V, and −2.0 V, respectively, as shown in Fig. 3(b). The extension of the depletion region in the Ge layer with increasing bias voltage was not considered. This numerical evaluation predicts well how does the surface leakage current density activation energy drop as a function of the applied bias. The deviation at higher bias voltage can partly be attributed to the neglect of the depletion region extension. A higher bias voltage generates a stronger electric field in the VPIN GePD. It further pulls the activation energy of the surface leakage current density, through the second term of the integrand in Eq. (8), from the activation energy of the SRH process related surface leakage current density, that is around half of the Ge bandgap.

The carrier generation enhancement rate $(1 + \Gamma)$ due to the trap-assisted tunneling obtained by numerical evaluation is plotted together with the wafer-scale dark current data measured at 25 °C for the 0.6 μm wide VPIN GePD, as shown in Fig. 16. In the plot, the value at −0.5 V was scaled to be $3.5 \times 10^{-9}$ A and the $(1 + \Gamma)$ values at the other voltage points were scaled accordingly. It can be seen that this
numerical evaluation also predicts well the current-voltage characteristic of the VPIN GePD at 25 °C. The deviation at higher bias voltage can be partly attributed to neglecting the depletion region extension.

VI. CONCLUSION

The dark current analysis of Ge VPIN photodetectors implemented on the imec silicon photonics platform is reported. The surface leakage current and the bulk leakage current were separated, and their activation energies were extracted. The surface leakage current, governed by the SRH process enhanced by the TAT process, was identified as the main contribution at room temperature to the dark current of a baseline VPIN GePD device (1.8 × 15 µm²). The behavior of the dark current as a function of reverse bias and temperature is therefore proposed to effectively further reduce the Ge VPIN photodetector dark current.

ACKNOWLEDGMENTS

This work was carried out as part of imec’s industry affiliation program on Optical I/O. The device simulations were performed in Sentaurus TCAD, provided by Synopsys. The device layout was performed in IPKISS provided by Luceda Photonics. We acknowledge imec’s mask preparation and process line for their contributions.

16C. The deviation at high bias can be partly attributed to neglecting the depletion region extension.